


CONFIDENTIAL AND PROPRIETARY - QUALCOMM TECHNOLOGIES, INC.
NOT TO BE USED, COPIED, REPRODUCED, OR MODIFIED IN WHOLE OR IN PART, NOR ITS CONTENTS REVEALED IN ANY MANNER TO OTHERS WITHOUT THE EXPRESS WRITTEN PERMISSION OF QUALCOMM TECHNOLOGIES, INC.
THIS TECHNICAL DATA MAY BE SUBJECT TO U.S. AND INTERNATIONAL EXPORT, RE-EXPORT, OR TRANSFER ("EXPORT") LAWS. DIVERSION CONTRARY TO U.S. AND INTERNATIONAL LAW IS STRICTLY PROHIBITED.

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	INITIAL RELEASE		




SM6125 CONTROL

1114	Page Name = 02_SM6125 CONTROL	CONFIDENTIAL
DOCUMENT NO:	Design Name = 80718_1_13014_30100	8/15/2007
DEPARTMENT:	DESIGN/ENGINEERING	changsheng
Date:	Page Modify Date = Wednesday, September 12, 2007	2 of 12

VERSION	LAST EDITOR	LAST EDIT DATE
1	LAST_EDITOR	2-23-2007_10:06




Title	Page Name = 04_SM6125 EMBL		
DOCUMENT NO.	Design Name = 88718_1_13M14_20190		
DEPARTMENT	DESIGNER = zhangzhenqiang		
			
Date	Page Modify Date = Wednesday, September 25, 2019	4	of 53



VERSION	EDITED BY	LAST EDIT DATE
1	LAST_EDITOR	2-23-2007_10:06


SM6125 MIPI-CSI/DSI

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVE
A	INITIAL RELEASE		



Title	Page Name = 06_SM6125 WCSS_VRF	
DOCUMENT NO.:	Design Name = 88738_1_13M14_20130628_VRF2 Motor	
DEPARTMENT:	DESIGNER = zhangjing	
		
Date:	Page Modify Date = Wednesday, September 25, 2013 6:00 AM	of 53


Title	Page Name = 07_SM6125 PWR: 110
DOCUMENT NO.:	Design Name = B8718_1_13M14_20190425-5.docx
DEPARTMENT:	DESIGNER = zhangjxy
LIVINGTECH	
Date:	Page Modify Date = Wednesday, September 25, 2019 7 of 53



CONFIDENTIAL AND PROPRIETARY - QUALCOMM TECHNOLOGIES, INC.
NOT TO BE USED, COPIED, REPRODUCED, OR MODIFIED IN WHOLE OR IN PART, NOR
ITS CONTENTS REVEALED IN ANY MANNER TO OTHERS WITHOUT THE EXPRESS WRITTEN
PERMISSION OF QUALCOMM TECHNOLOGIES, INC.

THIS TECHNICAL DATA MAY BE SUBJECT TO U.S. AND INTERNATIONAL EXPORT,
RE-EXPORT, OR TRANSFER ("EXPORT") LAWS. DIVERSION CONTRARY TO U.S. AND
INTERNATIONAL LAW IS STRICTLY PROHIBITED.

LTR	REVISIONS		DATE	APPROVED
	DESCRIPTION			
A	INITIAL RELEASE			




SM6125 PWR_2


File	Page Name = 08_SM6125 PWR_2	2 of 53
DOCUMENT NO.	Design Name = 88738_1_13M14_2013080801540mm	
DEPARTMENT	DESIGN/ENGINEERING = shangshang	
Date:	Page Modify Date = Wednesday, August 20, 2013	2 of 53

VERSION	1	EDITED BY	LAST_EDITOR	LAST EDIT DATE	2-23-2007_10:06
---------	---	-----------	-------------	----------------	-----------------

Title	Page Name = 09_SM6125.PMR:3 ¹⁰	
DOCUMENT NO.:	Design Name = B8718_1_13M14_2019042855502	
DEPARTMENT:	DESIGNER = zhangliyi	
		
Date:	Page Modify Date = Wednesday, September 11, 2019 9:00 AM	of 53



REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	INITIAL RELEASE		



SM6125 GND



Title	Page Name = 10_SM6125 G	Rev: V30
DOCUMENT NO.:	Design Name = 08718_1_13M14_20100	08154
DEPARTMENT:		DESIGNER = shangle
		
Date:	Page Modify Date = Wednesday, September 03, 2008 10:30	of 50

CONFIDENTIAL AND PROPRIETARY - QUALCOMM TECHNOLOGIES, INC.
NOT TO BE USED, COPIED, REPRODUCED, OR MODIFIED IN WHOLE OR IN PART, NOR
ITS CONTENTS REVEALED IN ANY MANNER TO OTHERS WITHOUT THE EXPRESS WRITTEN
PERMISSION OF QUALCOMM TECHNOLOGIES, INC.

THIS TECHNICAL DATA MAY BE SUBJECT TO U.S. AND INTERNATIONAL EXPORT,
RE-EXPORT, OR TRANSFER ("EXPORT") LAWS. DIVERSION CONTRARY TO U.S. AND
INTERNATIONAL LAW IS STRICTLY PROHIBITED.


eMCP and DDR4X

Pls near to the memory



CONFIDENTIAL AND PROPRIETARY - QUALCOMM TECHNOLOGIES, INC.
NOT TO BE USED, COPIED, REPRODUCED, OR MODIFIED IN WHOLE OR IN PART, NOR
ITS CONTENTS REVEALED IN ANY MANNER TO OTHERS WITHOUT THE EXPRESS WRITTEN
PERMISSION OF QUALCOMM TECHNOLOGIES, INC.
THIS TECHNICAL DATA MAY BE SUBJECT TO U.S. AND INTERNATIONAL EXPORT,
RE-EXPORT, OR TRANSFER ("EXPORT") LAWS. DIVERSION CONTRARY TO U.S. AND
INTERNATIONAL LAW IS STRICTLY PROHIBITED.


REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	INITIAL RELEASE		



eMCP POWER

Title	Page Name = 12_EMCP_POWER		12/19
DOCUMENT NO.:	Design Name = 88718_1_13M14_20190606		154206
DEPARTMENT:	DESIGNER = zhangjie		
			
Date:	Page	Modify Date = Wednesday, September 06, 2019	12 of 53

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVE
A	INITIAL RELEASE		



VREG_S1A is REMOTE diff sense,
VREG_Sx & RMT_GND_Sx should be routed as a differential pair
Do not route VREG_Sx & RMT_GND_Sx near VIN_Sx
Do not route VREG_Sx & RMT_GND_Sx near VSW_Sx unless separated by ground shield

VREG S2A is REMOTE diff sense,

VREG_Sx & RMT_GND_Sx should be routed as a differential pair
Do not route VREG_Sx & RMT_GND_Sx near VIN_Sx
Do not route VREG_Sx & RMT_GND_Sx near VSW_Sx unless separated by ground shield

VREG_S3A is REMOTE diff sense,
VREG_Sx & RMT_GND_Sx should be routed as a differential pair
Do not route VREG_Sx & RMT_GND_Sx near VIN_Sx
Do not route VREG_Sx & RMT_GND_Sx near VSW_Sx unless separated by ground shield

VREG_S4A is REMOTE diff sense,
VREG_Sx & RMT_GND_Sx should be routed as a differential pair
Do not route VREG_Sx & RMT_GND_Sx near VIN_Sx
Do not route VREG_Sx & RMT_GND_Sx near VSW_Sx unless separated by ground shield

Place Cin as close to PMIC as possible to achieve this requirement.

Loop inductance from (VIN Sx to Cin + Cin to GND Sx) must be $< 3\text{nH}$


Nicobar Power Grid v1.31 10/31/2018

S1A-2A:	FTS510	0.8V default	8000mA lpeak	8110.00mA	APC
S3A-4A:	FTS510	0.8V default	8000mA lpeak	8480mA	CX, MODEM
S5A:	HFS510	0.912V default	4000mA lpeak	3620.00mA	EBI, MX, nLDO
S6A:	HFS510	1.352V default	4000mA lpeak	1560mA	LDO
S7A:	HFS510	2.04V default	2500mA lpeak	2350mA	LDO
S8A:	FTS510	1.128V default	4000mA lpeak	1790mA	LDO, LPDDR4x

PM6125 Bucks S1-S4

Title	Page Name = 13_PM6125_B		Rev = 01
DOCUMENT NO:	Design Name = 08718_1_3M14_2019082547		
DEPARTMENT:	DESIGNER = zhangfeng		
			
Date:	Page Modify Date = Wednesday, September 26, 2019 13 of 53		

Title	Page Name = 14_PM6125_Back_35-56	
DOCUMENT NO.:	Design Name = 88718_1_13M14_20190428_1542.stm	
DEPARTMENT:	DESIGN/ENGINEER = zhangleijiang	
		
Date:	Page Modify Date = Wednesday, September 11, 2019 14 of 53	




CONFIDENTIAL AND PROPRIETARY - QUALCOMM TECHNOLOGIES, INC.
NOT TO BE USED, COPIED, REPRODUCED, OR MODIFIED IN WHOLE OR IN PART, NOR
ITS CONTENTS REVEALED IN ANY MANNER TO OTHERS WITHOUT THE EXPRESS WRITTEN
PERMISSION OF QUALCOMM TECHNOLOGIES, INC.
THIS TECHNICAL DATA MAY BE SUBJECT TO U.S. AND INTERNATIONAL EXPORT,
RE-EXPORT, OR TRANSFER ("EXPORT") LAWS, DIVERSION CONTRARY TO U.S. AND
INTERNATIONAL LAW IS STRICTLY PROHIBITED.

LDO Input Rail
VDD_L1_L7_L17_L18
VDD_L2_L3_L4
VDD_L5_L15_L19_L20_L21_L22
VDD_L6_L8
VDD_L9_L11
VDD_L10_L13_L14
VDD_L12_L16
VDD_L23_L24

Parent Buck
VREG_S6
VREG_S8
Ext Boost Byp
VREG_S5
VREG_S7
VREG_S7
VREG_S7
Ext Boost Byp

Max Current
1.13
0.816
1.38
0.906
1.01
1.08
0.270
1.161

REVISIONS		
RTN	DESCRIPTION	DATE
1	INITIAL RELEASE	



CONFIDENTIAL AND PROPRIETARY - QUALCOMM TECHNOLOGIES, INC.
NOT TO BE USED, COPIED, REPRODUCED, OR MODIFIED IN WHOLE OR IN PART, NOR
ITS CONTENTS REVEALED IN ANY MANNER TO OTHERS WITHOUT THE EXPRESS WRITTEN
PERMISSION OF QUALCOMM TECHNOLOGIES, INC.
THIS TECHNICAL DATA MAY BE SUBJECT TO U.S. AND INTERNATIONAL EXPORT,
RE-EXPORT, OR TRANSFER ("EXPORT") LAWS, DIVERSION CONTRARY TO U.S. AND
INTERNATIONAL LAW IS STRICTLY PROHIBITED.


REVISIONS		
LTR	DESCRIPTION	DATE
A	INITIAL RELEASE	

Layout Note:
No trace shall be present in at-least two immediate layers below XTAL.

Route XTAL IN/OUT trace with
length between 3mm and 10mm

AVDD_BYP should be routed
away from noisy traces

Trace from pin to cap and ONE dedicated via from cap to main ground plane.
DCR < 200mOhm and ESL < 10nH
Do NOT connect to any other ground.



If RTC support is not needed when the battery is removed, a backup capacitor can be used on the VCOIN pin.
A ceramic capacitor with an effective capacitance of 10uF can support SMPL for up to 1 second.

If you use embedded battery, can remove these capacitors

If USB the LPDDR3 need this VREF voltage, LPDDR4 don't need it.

Placement/Layout Note:
VREG_RF Cout should be placed close to the PMIC
Can be prioritized over VREG_XO Cout placement

Short dedicated route to VREG_RF/XO cap
Dedicated via directly to main ground plane at the capacitor

Dedicated trace from REF_BYP to cap.
Dedicated trace from REF_GND to cap.

Dedicated via to main ground plane right under PMIC pin (REF_GND)
or as close to the pin as possible
Do NOT use a via for cap and should be
routed away from noisy traces

SPMI_CLK & SPMI_DATA should be routed away from noisy traces
Route signals as a diff pair as much as possible

GND_XOADC
Skinny trace to XTAL components ground.
One dedicated via to main ground place as close to PMIC pin as possible

Critical Layout Guidelines for Clocks (go/PmicLayoutChecklist)
Coupling to any RFCLK or LNBCLK output from each aggressor should be < 50 fF.
1. SMPS components (Buck, Boost, Charger)
2. VSW_Sx traces (Buck, Boost, Charger)
3. All other RFCLK, LNBCLK
4. Any high speed digital signal
5. Any other noisy signals

Critical Layout Guidelines for VREF_RF (go/PmicLayoutChecklist)

Preferred: Short, dedicated route to VREG_RF cap,
away from noisy signals and dedicated via to main ground plane at cap or PMIC pin.

Acceptable: Dedicated via directly to main ground plane at the GND_CLKSXO pin
and at VREG_RF cap (without routing to cap).

Do NOT connect to any other ground.

Loop DCR must be <1000 mΩ.
Loop inductance must be <3 nH.

PM6125_HK/IO

Page Name = 16_PM6125_HK/IO	
DOCUMENT NO.	Design Name = 88748_1_X380A_20180909
DEPARTMENT	DESIGN/ENGINEERING
Date:	Page Modify Date = Wednesday, September 19, 2018 16 of 53

VERSION
1


EDITED BY
LAST_EDITOR

LAST EDIT DATE
2-23-2007_10:06

CONFIDENTIAL AND PROPRIETARY - QUALCOMM TECHNOLOGIES, INC.
NOT TO BE USED, COPIED, REPRODUCED, OR MODIFIED IN WHOLE OR IN PART, NOR
ITS CONTENTS REVEALED IN ANY MANNER TO OTHERS WITHOUT THE EXPRESS WRITTEN
PERMISSION OF QUALCOMM TECHNOLOGIES, INC.
THIS TECHNICAL DATA MAY BE SUBJECT TO U.S. AND INTERNATIONAL EXPORT,
RE-EXPORT, OR TRANSFER ("EXPORT") LAWS. DIVERSION CONTRARY TO U.S. AND
INTERNATIONAL LAW IS STRICTLY PROHIBITED.



REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	INITIAL RELEASE		

#	PON Configuration	R1701
1	SPMI, Micro USB, FMB_DIS	R = (Ground, 1K, 1.2K, 1.5K, 1.8K, and 2.2K)
2	SPMI, Micro USB, FMB_EN	R = (3.3K, 3.9K, 4.7K, and 5.6K)
3	I2C, Micro USB, FMB_DIS	R = (8.2K, 10K, 12K, and 15K)
4	I2C, Micro USB, FMB_EN	R = (22K, 27K, 33K, and 39K)
5	I2C, Type-C, FMB_DIS	R = (56K, 68K, 82K, and 100K)
6	I2C, Type-C, FMB_EN	R = (150K, 180K, and 220K)
7	SPMI, Type-C, FMB_DIS	R = (330K, 390K, and 470K)
8	SPMI, Type-C, FMB_EN	R = (620K, 1M, 1.2M, and Open)



Trace from pin to cap and ONE dedicated via from cap to main ground plane.
DCR < 200mOhm and ESL < 10nH
Do NOT connect to any other ground.

Dedicated trace from REF_BYP to cap.
Dedicated trace from REF_GND to cap.
Dedicated via to main ground plane right under PMIC pin (REF_GND)
or as close to the pin as possible.
Do NOT add via at cap.
REF_BYP and REF_GND should be
routed away from noisy traces




GPIO#	GPIO Function
GPIO1 (LV)	FMB1 (Output mode) / TypeC_CONN_THERM_SNS / MSM/eMMC THERM
GPIO2 (MV)	SMB_EN / HRLLED / (SINK required ?Fixed 10mA)
GPIO3_AMUX	Skin_Therm_Sns / FLASH_THERM_SNS
GPIO4 (LV)	I2C_IRQ (Output) / TypeC_CONN_THERM_SNS / FMB2 (Output)
GPIO5_AMUX (MV)	SMB_THERM_SNS / Flash_Strobe / USB_ID
GPIO6 (LV)	WLED_EN
GPIO7_AMUX (LV)	SMB_VCHG_P
GPIO8_AMUX (LV)	FMB2 (Output) / SMB_VHG_M

PMI632_Control

Title		Page Name = 17_PMI632_CONTROL
DOCUMENT NO.		Design Name = B8718_1_13M14_201308051524mm
DEPARTMENT:		DESIGN/ENGINEERING + (change/issue)
DATE:		Page Modify Date = Wednesday, September 27, 2017 10:53


CONFIDENTIAL AND PROPRIETARY - QUALCOMM TECHNOLOGIES, INC.
NOT TO BE USED, COPIED, REPRODUCED, OR MODIFIED IN WHOLE OR IN PART, NOR
ITS CONTENTS REPRODUCED IN ANY MANNER BY OTHERS WITHOUT THE EXPRESS WRITTEN
PERMISSION OF QUALCOMM TECHNOLOGIES, INC.
THIS TECHNICAL DATA MAY BE SUBJECT TO U.S. AND INTERNATIONAL EXPORT,
RE-EXPORT, OR TRANSFER ("EXPORT") LAWS, DIVERSION CONTRARY TO U.S. AND
INTERNATIONAL LAW IS STRICTLY PROHIBITED.



Layout Note:GESP_WM_IN
This signal is used for "Display Tap to Wake"
If unused in WM, this pin should be connected to GND
Bench DC - Connect to a DIO for testability

Layout Note: VDISP_CAPx
Place fly cap as close to the pin as possible.
Avoid routing VDISP_CAP1 trace under VDISP_M_OUT.

Layout Note: DISP_HW_EN
This signal is used for "Display Tap to Wake"
If unused in HW, this pin should be connected to GND



NOTE:
C2404 can use the 25V capacitor too,
just for the BOM category normalized


PMI632_LCD/VIB/RGB/Flash

Title	Page Name = 18_PMI632_LC5_VIB_RGR_Flash	
DOCUMENT NO:	Design Name = 88718_1_13M14_201906_20191501	
DEPARTMENT:	DESIGNER = zhangjing	
		
Date:	Page Modify Date = Wednesday, September 04, 2019 18 of 53	

NOTE:
C1902 can use the 25V capacitor too,
just for the BOM category normalized

NOTE:
recommand to use battery NTC values 100K, B=4250
Layout Note:
PACK_SNS_M should have a dedicated route
to battery connector negative sense

NOTE:
Use C1902= 2.2uF for parallel Charging Config
Use C1902= 4.7uF for only PMI Charging Config



CAD NOTE:
Dedicated VIA to Main GND

CAD NOTE:
Dedicated VIA to Main GND


NOTE:
BOOT_PWR net is 5VDC, cap is 0603. Do not use 0402 as may derate to -80%.

PMI632_Charger/PD PHY

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVE
A	INITIAL DESIGN		

TITLE		Page Name = 19_Pm632_College PD	
DOCUMENT NO:		Design Name = 08718_1_136154_0010000_1902	
DEPARTMENT:		DESIGNER = zhangyong	


Title	Page Name = 20_WCD8370	REV: V20
DOCUMENT NO.:	Design Name = 88718_L_13M14_20190	88718-01
DEPARTMENT:	DESIGNER: = shang	
		
Date:	Page Modify Date = Wednesday, September 18, 2019	2019 20 of 5




CONFIDENTIAL AND PROPRIETARY - QUALCOMM TECHNOLOGIES, INC.
NOT TO BE USED, COPIED, REPRODUCED, OR MODIFIED IN WHOLE OR IN PART, NOR
ITS CONTENTS REVEALED IN ANY MANNER TO OTHERS WITHOUT THE EXPRESS WRITTEN
PERMISSION OF QUALCOMM TECHNOLOGIES, INC.
THIS TECHNICAL DATA MAY BE SUBJECT TO U.S. AND INTERNATIONAL EXPORT,
RE-EXPORT, OR TRANSFER ("EXPORT") LAWS. DIVERSION CONTRARY TO U.S. AND
INTERNATIONAL LAW IS STRICTLY PROHIBITED.

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	INITIAL RELEASE		


LDO for Rear&Front Camera AVDD 2.8V




LDO for Depth AVDD 2.8V




LDO for REAR DVDD 1.2V




LDO for Rear Camera AFVDD 2.8V



LDO for Sensor 2.8V



LDO for REAR W_T_M DVDD 1.2V



CAM eLDOs

Page Name = 21_CAM eLDO	
DOCUMENT NO.	Design Name = 88718_1_13M14_20190815
DEPARTMENT	DESIGN/ENGINEERING
Date: Page Modify Date = Wednesday, August 14, 2019 10:06 AM	

VERSION	1	EDITED BY	LAST_EDITOR	LAST EDIT DATE	2-23-2007_10:06
---------	---	-----------	-------------	----------------	-----------------

D

C

B

A

D

C

B

A



BOB

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	INITIAL RELEASE		


1114	Page Name = 22 BOB	REV: 100
DOCUMENT NO:	Design Name = 88718_1_13M14_2010	Rev: 100
DEPARTMENT:	DESIGN/ENGINEERING	
Rev:	Page Monthly Date = Wednesday, September 23, 2009	Rev: 100

VERSION	EDITED BY	LAST EDIT DATE
1	LAST_EDITOR	2-23-2007_10:06


*i*REPAIR

Title		32.CODEC_Cirrus	REV: V10
DOCUMENT NO:		88738_L_33M4A_20180805_3542	Rev: 0
DEPARTMENT:		DEPARTMENT	DESIGNER: DESIGNER
Date:		Wednesday, September 04, 2020	Sheet 32 of 65


BATTERY CONNECTOR



SPK




SMART PA/CIRRUSLOGIC/CS35L41/I2C Address Write 0X80 Read 0x81 AD1=0 AD0=0




SMART PA/CIRRUSLOGIC/CS35L41/I2C Address Write 0X82 Read 0x83 AD1=0 AD0=1

SPK2&Receiver




Connecting the GNDs together and then to main GND through single via


VIB



MAIN MIC




Handset 2nd Microphone (Rear - DMNR), AMIC



Schematic design notice of "63_PERI_AUDIO_IO" page.



Note 63-1: 1 uF for ACC mode

Title	Page Name = 38_MIC	REV: V10
DOCUMENT NO.:	Design Name = 88718_1_13M14_20190909	1542
DEPARTMENT:	DESIGNER = zhangfengqiang	
		
Date:	Page Modify Date = Wednesday, September 11, 2019	38 of 53




The schematic diagram illustrates the RF front end of the MT6795 SoC. It includes several key components and connections:


- Antennas:** HS_R_CON, HS_L_CON, HS_DET_CON, HS_MC_IN_CON, FM_ANT_CON, and FM_ANT_CON are connected to the RF front end.
- Filters:** B3901, B3902, B3903, B3904, B3905, and B3906 are used for filtering signals.
- Amplifiers:** TVS3901, TVS3902, TVS3903, TVS3904, and TVS3905 are used for signal amplification.
- Matching Networks:** R3901, R3902, R3903, R3904, R3905, and R3906 are used for impedance matching.
- Capacitors:** C3901, C3902, C3903, C3904, C3905, C3906, C3907, C3908, C3909, C3910, C3911, C3912, C3913, C3914, C3915, C3916, C3917, C3918, C3919, C3920, C3921, C3922, C3923, C3924, C3925, C3926, C3927, C3928, C3929, C3930, C3931, C3932, C3933, C3934, C3935, C3936, C3937, C3938, C3939, C3940, C3941, C3942, C3943, C3944, C3945, C3946, C3947, C3948, C3949, C3950, C3951, C3952, C3953, C3954, C3955, C3956, C3957, C3958, C3959, C3960, C3961, C3962, C3963, C3964, C3965, C3966, C3967, C3968, C3969, C3970, C3971, C3972, C3973, C3974, C3975, C3976, C3977, C3978, C3979, C3980, C3981, C3982, C3983, C3984, C3985, C3986, C3987, C3988, C3989, C3990, C3991, C3992, C3993, C3994, C3995, C3996, C3997, C3998, C3999, C4000, C4001, C4002, C4003, C4004, C4005, C4006, C4007, C4008, C4009, C4010, C4011, C4012, C4013, C4014, C4015, C4016, C4017, C4018, C4019, C4020, C4021, C4022, C4023, C4024, C4025, C4026, C4027, C4028, C4029, C4030, C4031, C4032, C4033, C4034, C4035, C4036, C4037, C4038, C4039, C4040, C4041, C4042, C4043, C4044, C4045, C4046, C4047, C4048, C4049, C4050, C4051, C4052, C4053, C4054, C4055, C4056, C4057, C4058, C4059, C4060, C4061, C4062, C4063, C4064, C4065, C4066, C4067, C4068, C4069, C4070, C4071, C4072, C4073, C4074, C4075, C4076, C4077, C4078, C4079, C4080, C4081, C4082, C4083, C4084, C4085, C4086, C4087, C4088, C4089, C4090, C4091, C4092, C4093, C4094, C4095, C4096, C4097, C4098, C4099, C4100, C4101, C4102, C4103, C4104, C4105, C4106, C4107, C4108, C4109, C4110, C4111, C4112, C4113, C4114, C4115, C4116, C4117, C4118, C4119, C4120, C4121, C4122, C4123, C4124, C4125, C4126, C4127, C4128, C4129, C4130, C4131, C4132, C4133, C4134, C4135, C4136, C4137, C4138, C4139, C4140, C4141, C4142, C4143, C4144, C4145, C4146, C4147, C4148, C4149, C4150, C4151, C4152, C4153, C4154, C4155, C4156, C4157, C4158, C4159, C4160, C4161, C4162, C4163, C4164, C4165, C4166, C4167, C4168, C4169, C4170, C4171, C4172, C4173, C4174, C4175, C4176, C4177, C4178, C4179, C4180, C4181, C4182, C4183, C4184, C4185, C4186, C4187, C4188, C4189, C4190, C4191, C4192, C4193, C4194, C4195, C4196, C4197, C4198, C4199, C4200, C4201, C4202, C4203, C4204, C4205, C4206, C4207, C4208, C4209, C4210, C4211, C4212, C4213, C4214, C4215, C4216, C4217, C4218, C4219, C4220, C4221, C4222, C4223, C4224, C4225, C4226, C4227, C4228, C4229, C4230, C4231, C4232, C4233, C4234, C4235, C4236, C4237, C4238, C4239, C4240, C4241, C4242, C4243, C4244, C4245, C4246, C4247, C4248, C4249, C4250, C4251, C4252, C4253, C4254, C4255, C4256, C4257, C4258, C4259, C4260, C4261, C4262, C4263, C4264, C4265, C4266, C4267, C4268, C4269, C4270, C4271, C4272, C4273, C4274, C4275, C4276, C4277, C4278, C4279, C4280, C4281, C4282, C4283, C4284, C4285, C4286, C4287, C4288, C4289, C4290, C4291, C4292, C4293, C4294, C4295, C4296, C4297, C4298, C4299, C4300, C4301, C4302, C4303, C4304, C4305, C4306, C4307, C4308, C4309, C4310, C4311, C4312, C4313, C4314, C4315, C4316, C4317, C4318, C4319, C4320, C4321, C4322, C4323, C4324, C4325, C4326, C4327, C4328, C4329, C4330, C4331, C4332, C4333, C4334, C4335, C4336, C4337, C4338, C4339, C4340, C4341, C4342, C4343, C4344, C4345, C4346, C4347, C4348, C4349, C4350, C4351, C4352, C4353, C4354, C4355, C4356, C4357, C4358, C4359, C4360, C4361, C4362, C4363, C4364, C4365, C4366, C4367, C4368, C4369, C4370, C4371, C4372, C4373, C4374, C4375, C4376, C4377, C4378, C4379, C4380, C4381, C4382, C4383, C4384, C4385, C4386, C4387, C4388, C4389, C4390, C4391, C4392, C4393, C4394, C4395, C4396, C4397, C4398, C4399, C4400, C4401, C4402, C4403, C4404, C4405, C4406, C4407, C4408, C4409, C4410, C4411, C4412, C4413, C4414, C4415, C4416, C4417, C4418, C4419, C4420, C4421, C4422, C4423, C4424, C4425, C4426, C4427, C4428, C4429, C4430, C4431, C4432, C4433, C4434, C4435, C4436, C4437, C4438, C4439, C4440, C4441, C4442, C4443, C4444, C4445, C4446, C4447, C4448, C4449, C4450, C4451, C4452, C4453, C4454, C4455, C4456, C4457, C4458, C4459, C4460, C4461, C4462, C4463, C4464, C4465, C4466, C4467, C4468, C4469, C4470, C4471, C4472, C4473, C4474, C4475, C4476, C4477, C4478, C4479, C4480, C4481, C4482, C4483, C4484, C4485, C4486, C4487, C4488, C4489, C4490, C4491, C4492, C4493, C4494, C4495, C4496, C4497, C4498, C4499, C4500, C4501, C4502, C4503, C4504, C4505, C4506, C4507, C4508, C4509, C4510, C4511, C4512, C4513, C4514, C4515, C4516, C4517, C4518, C4519, C4520, C4521, C4522, C4523, C4524, C4525, C4526, C4527, C4528, C4529, C4530, C4531, C4532, C4533, C4534, C4535,

[illegible][illegible]


Main Camera 16M




Wide Camera 8M



8Mtele Camera




Macro distance Camera




Front Camera


Front Camera 16M



FLASH_DRIVER



LED_DRIVER




iREPAIR

TOF

Title	Page Name = 42_Flash/RGB	REV: V10
DOCUMENT NO.:	Design Name = 88718_1_13M14_20190928	1542
DEPARTMENT:	DESIGNER: zhanglijiang	
Date:	Page Modify Date = Wednesday, September 26, 2019	42 of 53


FP LDO 3.3V




Fingerprint

ACCELEROMETER


A+G SENSOR




ALP+P SENSOR




Magnetic Sensor



TF CARD



Keys



Schematic design notice of "75_PERI_KEYPAD" page.

Note 75-1: DO NOT put pull-up resistor on PWRKEY

Note 75-2: Volume Up : HOME Key / GND
Volume Down : KPROW0/KPCOLO


The schematic diagram illustrates the USB-to-serial converter circuit. It features a USB connector with pins D+, D-, GND, and VBUS. The D+ pin is connected to the TX pin of the FT232RL chip. The D- pin is connected to the RX pin of the FT232RL chip. The GND pin is connected to the GND pin of the FT232RL chip. The VBUS pin is connected to the VCC pin of the FT232RL chip. The FT232RL chip is also connected to a 3.3V regulator and a 10k pull-up resistor. The TX pin of the FT232RL chip is connected to the TX pin of the FT232RL chip. The RX pin of the FT232RL chip is connected to the RX pin of the FT232RL chip. The GND pin of the FT232RL chip is connected to the GND pin of the FT232RL chip. The VCC pin of the FT232RL chip is connected to the VCC pin of the FT232RL chip.

The schematic diagram illustrates the BOARD_ID module. A 3.3V supply is connected to a network of resistors (R4712, R4713, R4714, R4715) and capacitors (C4708, C4707). The network is connected to the BOARD_ID pin of the IC. The IC also has other pins labeled BOARD_ID_001, BOARD_ID_002, and VREG0_1SA_1P0.


[illegible]

The diagram shows two modules, TP4214 and TP4274, both labeled "TP-1.5A4M". The TP4214 module is connected to the VBATT pin of the [29.36] module. The TP4274 module is connected to the BATT_THERM pin of the [29.36] module.



RF Front-End




OVP



Sub Board Connector





REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	INITIAL RELEASE		

Title: Page Name = 57_RF_Interfacing V10			
DOCUMENT NO:	Design Name = 88748_1_33M44_26150	By: JMS	Drawn: JMS
DEPARTMENT:	DEPARTMENT = WINGTECH	DESIGNER:	DESIGNER = Ling
Date: Page Modify Date = Wednesday, 22 Feb 2012 17:47 of 81			

VERSION	EDITED BY	LAST EDIT DATE
1	LAST_EDITOR	2-23-2007_10:06


2		1	
REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	INITIAL RELEASE		



Each QPHY pair shall be routed in a channel together
isolated from other QPHY pairs with surrounding gnd



NOTE:
One dedicated RFFE bus is required for SDR660 debug purposes



Title	Page Name = 58_Transceiver		REV= MSS_GND
DOCUMENT NO.:	Design Name = 88718_1_13M14_20190908		38718-1-13M14
DEPARTMENT:	DEPARTMENT = WINGTECH/DESIGNER:	DESIGNER = Lingjun	
			
Date:	Page Modify Date = Wednesday, September 11, 2019 26 of 81		


REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	INITIAL RELEASE		



- DA outputs have no DC bias and they are DC grounded on chip.
- If following component (switch/PA) requires non-zero DC, then a series DC blocking cap is needed
- NC for unused LNA and DA Port

SDR660 POWER

REVISIONS			
LTR	DESCRIPTION	DATE	APPROVED
A	INITIAL RELEASE		




Dotted box represent SDR550 power supply star routing.


FILE	Page Name = 60_Transceiver_PWR		REV: 001
DOCUMENT NO.:	Design Name = 86718_1_13M14_20190828_1543		Revision
DEPARTMENT:	DEPARTMENT + WINGED	DESIGNER:	DESIGNER + LIA
			
Donna.Moffitt-Davis@LivingTech.com		MS00000232_001	



ASM_LMB



POWER SUPPLY




GSM_HB


GSM_LB

Note1: MXD0641 V1 CAN GROUND CONFIRMED WITH FAE


Note2: MUST BE IND FOR RF SWITCH DETECT








IRCPAIR




Title	Page Name = 67_RF_MMMP		REV: V30
DOCUMENT NO:	Design Name = 88718_1_13M14_20190528		8542
DEPARTMENT:	DEPARTMENT = WINGTEC	SIGNER:	DESIGNER = Ling
			
Date:	Page Modify Date = Wednesday, September 11, 2019		87 of 81













REPAIR






1.3V_RFA




1.1V





1.8V_IO



1.8V_XO







Title	Reserved	REV: V10
DOCUMENT NO.:	Design Name	Size D
DEPARTMENT:	WINGTECH-SH	DESIGNER: LUFENGLEI
WINGTECH		
Date:	Wednesday, September 04, 2019	Sheet 84 of 86